STT-MRAM model for CACTI simulator
Read More
STT-CACTI
- September 7, 2016
- No Comment
RASTA is powerful Fault Simulator architecture for RAM memories developed at Politecnico di Torino.
Read MoreEF3S is a framework to assess a NAND Flash based memory systems performances (throughput, power, wearout, aging). It’s easy-to-use, automated, highly configurable, and modular.
Read MoreMarciaTesta++ is an EDA tool for the automatic generation of assembly test programs for both data and instruction cache memories.
Read MoreThe TestGroup is one of the leading European research and development teams in the field of System Design, Testing and Reliability. It recently grew up including several subgroups of researchers fully committed to a wide range of different research topics. Visit our website to find out more about our main research activities.
Read MoreSalveremo: automatically localize dispersed people in mountain remote areas using intelligent UAVs equipped with advanced sensing devices.
Read MoreCross-layer Early Reliability Evaluation for the Computing Continuum. CLERECO research project recognizes early accurate reliability evaluation as one of the most important and challenging tasks toward this goal.
Read MoreSTEPS Systems and Technologies for the Space Exploration) develops efficient image processing hardware on FPGA to support the navigation control systems.
Read More