This week my Ph.D. student Alessandro Vallero is attending ITC 2016 in Fort Worth Texas, TX to present our latest paper: Cross-Layer System Reliability Assessment Against Hardware Faults
Read More
Invited talk at PATMOS to present the latest results of the CLERECO project.
Read More
From a collaboration between TestGroup (Politecnico di Torino), TU Delft, University of Siena and Istituto Superiore Mario Boella (ISMB), we have created SIERRA, a simulation environment for precisely evaluating the repair efficiency of an MRA considering different fault signatures and faulty memory configurations. Enjoy reading information about SIERRA our new published.
Read More
Accelerating Computer Vision through RealSense for the Next Wave of Computing. Interesting announcement from INTEL. Combined with Intel’s Existing Assets, Movidius Technology – for New Devices Like Drones, Robots, Virtual Reality Headsets and More – Positions Intel to Lead in Providing Computer Vision and Deep Learning Solutions from the Device to the Cloud … https://newsroom.intel.com/editorials/josh-walden-intel-editorial/
Read More
We are pleased to announce the launch of our brand new website! After two months of hard work and dedication, we are delighted to officially announce the launch on Sept 9, 2016.
Read More
STT-MRAM model for CACTI simulator
Read More
A portable and configurable dynamic partial reconfiguration controller for XILINX FPGAs.
Read More
RASTA is powerful Fault Simulator architecture for RAM memories developed at Politecnico di Torino.
Read More
EF3S is a framework to assess a NAND Flash based memory systems performances (throughput, power, wearout, aging). It’s easy-to-use, automated, highly configurable, and modular.
Read More
MarciaTesta++ is an EDA tool for the automatic generation of assembly test programs for both data and instruction cache memories.
Read More